1
VHDLSuite: Unified Pipeline for LLM VHDL Generation with Data Synthesis and Evaluation
基于LLM的VHDL生成统一流水线，涵盖数据合成与评估，加速硬件设计自动化。
arXiv:2606.13735v1 Announce Type: cross Abstract: Large Language Models (LLM) have shown impressive capabilities in Register Transfer Level (RTL) code…